Bio
We haven't found any bio for you yet.
Researcher Links
Loading links...
Publications by Type
Loading publications…
The last 5 uploaded publications
AHA: An Agile Approach to the Design of Coarse-Grained Reconfigurable Accelerators and Compilers
Kalhan Koul, Jackson Melchert, Kavya Sreedhar, Leonard Truong, Gedeon Nyengele, Keyi Zhang, Qiaoyi Liu, Jeff Setter, Po‐Han Chen, Yuchen Mei, Maxwell Strange, Ross Daly, Caleb Donovick, Alex Carsello, Taeyoung Kong, Kathleen Feng, Dillon Huff, Ankita Nayak, Rajsekhar Setaluri, James J. Thomas, Nikhil Bhagdikar, David Durst, Zachary Myers, Nestan Tsiskaridze, Stephen Richardson, Rick Bahr, Kayvon Fatahalian, Pat Hanrahan, Clark Barrett, Mark Horowitz, Christopher Torng, Fredrik Kjølstad, Priyanka Raina (2022). AHA: An Agile Approach to the Design of Coarse-Grained Reconfigurable Accelerators and Compilers. ACM Transactions on Embedded Computing Systems, 22(2), pp. 1-34, DOI: 10.1145/3534933.
Article296 days agoDesigning Programmable Accelerators for Sparse Tensor Algebra
Kalhan Koul, Zhouhua Xie, Maxwell Strange, Srikanth Ravipati, Bo Cheng, Olivia Hsu, Po‐Han Chen, Mark Horowitz, Fredrik Kjølstad, Priyanka Raina (2025). Designing Programmable Accelerators for Sparse Tensor Algebra. IEEE Micro, pp. 1-9, DOI: 10.1109/mm.2025.3556611.
Article296 days agoOpal: A 16nm Coarse-Grained Reconfigurable Array for Full Sparse ML Applications
Po‐Han Chen, Bo Cheng, Michael Oduoza, Zhouhua Xie, Kalhan Koul, Srikanth Ravipati, Yuchen Mei, Rong Lü, Alex Carsello, Mark Horowitz, Priyanka Raina (2025). Opal: A 16nm Coarse-Grained Reconfigurable Array for Full Sparse ML Applications. 2022 IEEE Custom Integrated Circuits Conference (CICC), pp. 1-3, DOI: 10.1109/cicc63670.2025.10983811.
Article296 days agoAmber: A 367 GOPS, 538 GOPS/W 16nm SoC with a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra
Alex Carsello, Kathleen Feng, Taeyoung Kong, Kalhan Koul, Qiaoyi Liu, Jackson Melchert, Gedeon Nyengele, Maxwell Strange, Keyi Zhang, Ankita Nayak, Jeff Setter, James J. Thomas, Kavya Sreedhar, Po‐Han Chen, Nikhil Bhagdikar, Zachary Myers, Brandon D’Agostino, Pranil Joshi, Stephen Richardson, Rick Bahr, Christopher Torng, Mark Horowitz, Priyanka Raina (2022). Amber: A 367 GOPS, 538 GOPS/W 16nm SoC with a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra. 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), pp. 70-71, DOI: 10.1109/vlsitechnologyandcir46769.2022.9830509.
Article296 days agoOnyx: A 12nm 756 GOPS/W Coarse-Grained Reconfigurable Array for Accelerating Dense and Sparse Applications
Kalhan Koul, Maxwell Strange, Jackson Melchert, Alex Carsello, Yuchen Mei, Olivia Hsu, Taeyoung Kong, Po‐Han Chen, Huifeng Ke, Keyi Zhang, Qiaoyi Liu, Gedeon Nyengele, Akhilesh Balasingam, Jayashree Adivarahan, Ritvik Sharma, Zhouhua Xie, Christopher Torng, Joel Emer, Fredrik Kjølstad, Mark Horowitz, Priyanka Raina (2024). Onyx: A 12nm 756 GOPS/W Coarse-Grained Reconfigurable Array for Accelerating Dense and Sparse Applications. 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), pp. 1-2, DOI: 10.1109/vlsitechnologyandcir46783.2024.10631383.
Article296 days ago