0 Datasets
0 Files
Get instant academic access to this publication’s datasets.
Yes. After verification, you can browse and download datasets at no cost. Some premium assets may require author approval.
Files are stored on encrypted storage. Access is restricted to verified users and all downloads are logged.
Yes, message the author after sign-up to request supplementary files or replication code.
Join 50,000+ researchers worldwide. Get instant access to peer-reviewed datasets, advanced analytics, and global collaboration tools.
✓ Immediate verification • ✓ Free institutional access • ✓ Global collaborationJoin our academic network to download verified datasets and collaborate with researchers worldwide.
Get Free AccessMIPS-X is a 32b microprocessor with an on-chip 16Kb instruction cache. The chip is implemented in a 2 micron drawn channel length, 2-layer metal CMOS technology, contains 150K transistors in an 8mm by 8.5mm die, and has 84 signal pins and 24 power pins. At a peak operating frequency of 20MHz the chip will dissipate less than 2W. (Author)
Mark Horowitz, John L. Hennessy, Paul Chow, P.G. Gulak, John M. Acken (1984). A 20 MIPS Peak Microprocessor with On-Chip Cache,.
Datasets shared by verified academics with rich metadata and previews.
Authors choose access levels; downloads are logged for transparency.
Students and faculty get instant access after verification.
Type
Article
Year
1984
Authors
5
Datasets
0
Total Files
0
Language
en
Access datasets from 50,000+ researchers worldwide with institutional verification.
Get Free Access
